A real-time degradable four-way set-associative cache memory control (CMC) LSI is described. Three kinds of errors, address parity error, comparator error, and multihit error, can cause functional degradation by killing the associative unit corresponding to the fault detection. The parity generator and the double comparator have no effect on the timing-sensitive path delay because of the parallel configuration of the circuits. The multihit detector occupies about 16% of the propagation delay of the critical path, from the external address input to the hit/miss output. >

The CMC LSI can withstand three types of errors, address parity, comparator, and multihit, while maintaining a real-time degradable architecture.

Fault-tolerant architecture in a cache memory control LSI

Key Takeaway: The CMC LSI can withstand three types of errors, address parity, comparator, and multihit, while maintaining a real-time degradable architecture.